FIG. 1A


140a
140b
CPU
CPU
100
120
PROC. INT.
150
MEMORY SYSTEM X
MEM. INT.
110
HUB
MEMORY SYSTEM Y
190
To Other HUB'S
160
130
170
XIO
NUMA LINK
180

FIG. 1B



36 BIT MEMORY ADDRESS

BITS 35:34 - BANK SELECT
BITS 33:0 - ADDRESS WITHIN BANK

FIG 2A





FIG. 2B

FIG 2C

63	
62	
61	ENTRY 290
60	ENTRY 280
59	ENTRY 260
↕	↕ ↕
4	ENTRY 250
3	ENTRY 240
2	ENTRY 230
1	ENTRY 220
0	ENTRY 210

FIG 4

STATE	R/W	CHAIN OK	BANK FREE	OP READY	TRANSACTION
460	450	440	430	420	410

FIG. 3


FROM MUX (n +1)
310
ARBQUE n
360
MUX SEL.
340
MUX n
320
ARBQUE n-1
370
MUX SEL.
350
MUX n-1
330
ARBQUE n-2

FIG 5



FIG. 6

DRAM Direction Arbitration Policy Table

Read	Write	Urgent Write	Follows Read	Follows Write	Direction Threshold	Arbitrate For
x	0	0	x	x	x	Read
0	x	1	x	x	x	Write
0	1	0	1	0	x	Read
0	1	0	0	x	x	Write
1	1	0	x	0	x	Read
1	1	0	0	1	0	Write
1	1	0	0	1	1	Read
1	x	1	0	x	x	Write
1	x	1	1	0	0	Read
1	x	1	1	0	1	Write

FIG 7